Altera_Forum
Honored Contributor
15 years agoRam : 2 – port
For the Flip flop in the diagram, does it add to the latency? If the data should be available in the same clock as address to be presented, what need to be done? Thanks Best regards ke...