Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Questions regading PLL, phase aligned clocks and synchronization of reset

*** PLL phase aligned clocks: ------------------------------ I Am using PLL in my design, The input to PLL is 80 Mhz clock, PLL generates phase aligned slow clock of 40Mhz. Farther i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Jakobjones, thank you for your quick reply

You basicly say that the phase alignment to externakl clock is zero on average.

In general I thought that if external clock has well defined frequency, then the phase aligned clock will be aligned to it in every signle clock rise.

Thank very much , it was great help for me!