Altera_ForumHonored Contributor12 years agoQuestion about optimizing a VHDL based system. Hi all, I finally managed to have my system to work as I expected but I am quite dissapointed with the too high number of LEs required by the entire project. I wanted to know if you had ...Show More
Altera_ForumHonored Contributor12 years agowhy such wide busses? couldnt you have pipelined the designed and put the data through rams?
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model