Forum Discussion

MinzhiWang's avatar
MinzhiWang
Icon for Occasional Contributor rankOccasional Contributor
1 year ago

Question about normal differential I/O input ports pairs to Cyclone 10 GX interconnection

Hello guys, We are using 10CX220YF780E5G devices in our application. This FPGA mainly receive ADC output data by using LVDS differential pairs interface. I can find many posts here to discuss about ...
Generic Io
MinzhiWang's avatar
MinzhiWang
Icon for Occasional Contributor rankOccasional Contributor
1 year ago

BTW, we don't want to use Serdes for this input pulse signal. We only want to implement internal simple logic to detect and check input square "pulse".