Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorQuestion about Clock Enable port on D flip flop
I am using clock enable signal to synchronize my VHDL design with an external software. Here is how one of the flipflops look like in RTL viewer http://www.alteraforum.com/forum/attachment.php?att...
Altera_ForumHonored Contributor
Honored ContributorNice, i've read it before.
I want to say that the situation might exists when synchronous control signal deasserted before active edge of clock So control signal should be deasserted after clock-transition. does it take place naturally only on tPD or some care need??? fast control signal and slow clock situation.
