Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

QII configures D3 & D1 delay chains incorrectly for ALTDDIO in IOE - Tsu/Th err

I posted this for better description of the problem. Please see below post for detailed technical description.

http://www.alteraforum.com/forum/showthread.php?t=48866 (http://www.alteraforum.com/forum/showthread.php?t=48866)
No RepliesBe the first to reply

Recent Discussions

  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    16 hours ago
    Lieven13
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    17 hours ago
    SYiwe
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    17 hours ago
    Serge93
  • mario's avatar
    Request for Cyclone V Pinout File Information
    20 hours ago
    mario
  • MAC_Yossi's avatar
    Cyclone 10 LP's Extended Industrial parts
    20 hours ago
    MAC_Yossi
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo