Program counter with ripper adder in VHDL

If you synchronise the design, you can use pc_increment as the clock enable for the adder.

With the asynchronous circuit you have, you're rather stuck.