SDavi9Occasional Contributor2 years agoProcessor interface to transceiver PHY I have been looking into the design process for implementing a (Optical) transceiver interface in within a Intel FPGAs. How / where does the processor (e.g. Nios) that is to be responsible for the tr...Show More
aikeuRegular Contributor2 years agoHi SDavi9,I will try to consult the team and get back to you with your latest feedback.Thanks.Regards,Aik Eu
Recent DiscussionsError : Arria 10 emif_reset_ interrupt acknowledgeStratix III FPGA Development KitGTS Transceiver PLL UsageLVDS Compatibility with GTS Refclk (CML / HCSL)Global Clock & Regional clock inputs in Agilex M FPGA