Altera_ForumHonored Contributor17 years agoproblems with pin assignments Using the assigments file, I'm working in a simple design which contains NIOS+SRAM+Flash+UART. I've assigned to TX a signal called HC_UART_TXD, When I run the project I can see message "Hello W...Show More
Altera_ForumHonored Contributor17 years agocompilation was successful, thanks a lot!!!!!! best regards
Recent DiscussionsThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10