Forum Discussion
Altera_Forum
Honored Contributor
16 years agoIt's a very basic logic design rather than a Cylone problem.
Consult the Quartus software manual about the methods to release an asynchronous reset synchronously. Generally, applying an asynchronous reset while the clock is yet running often results in unxpected behaviour due to timing violations on reset realease.