Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorProblem? with RAM component. VHDL
I'm using a Megawizard-generated RAM. It doesn't have its data output registered, but still it takes a clock cycle to put correct datum on its output port. Is it maybe registered? I think i already w...
Altera_ForumHonored Contributor
Honored ContributorThis code produces no registers.... just a massive array of latches (BAD)
