Problem with dynamic PLL reconfiguration

I am working on a project which involves dynamically configuring PLL to different frequencies. I have written a VHDL code for my requirement, however I am facing some circumstances in simulation w...