Altera_ForumHonored Contributor16 years agoproblem with connection in .bdf Hi all, I found a problem when i try to connect the pin in .bdf file~ This is part of my verilog file output [24:0] fsa, wire [25:0] address_to_the_cfi_flash; assign fsa = addr...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts