Altera_ForumHonored Contributor16 years agoproblem with connection in .bdf Hi all, I found a problem when i try to connect the pin in .bdf file~ This is part of my verilog file output [24:0] fsa, wire [25:0] address_to_the_cfi_flash; assign fsa = addr...Show More
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?