Post synthesis timing analysis using TimeQuest Timing Analyzer

Dear all, (what the plan?) I am planning to use DE0 Nano FPGA board for checking a simple example of a counter. Before putting the design into the board, I would like to verify the design...