Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

plz help

hey am new to this digital logic design course...does any1 know how to read the locations on a CPLD board?

No RepliesBe the first to reply

Recent Discussions

  • paulgeisler's avatar
    GPIO access in max10 BSP
    5 minutes ago
    paulgeisler
  • finish's avatar
    The Quartus Prime Lite Edition Installer 23.1
    9 minutes ago
    finish
  • y-fujiwara's avatar
    Investigation of HIGH-Level Voltage Fluctuations on MAX 10 3.3 V LVTTL Output Signals
    8 hours ago
    y-fujiwara
  • ndprin's avatar
    Can Agilex 3 A3CY100BM16AE7S (AXC3000) use SDM cryptographic services?
    1 day ago
    ndprin
  • Jeffrey's avatar
    DK-DEV-AGI027RBES CXL Type-3 example remains in reset and is not detected by host
    1 day ago
    Jeffrey
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo