PLL reset input with Dynamic Phase Shifting

Hi, I'm able to dinamically change the phase of an output clock of a PLL, but I have timinig issues on the input reset of the PLL. In particular, Quartus highlights a relation with negative setup sl...