Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

PLL Relock problem

Hi, i used a pll in EP3C40F484, the pll had two clock input pins and a switch input pin. in my logic, i used switch input to select the input clock (inclk0 or inclk1), however, when i changed ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi, Socrates,

Sorry for my carelessness and thanks much for your help.:)

regards,

ingdxdy

--- Quote Start ---

Then read the documentation carefully. Afaik it doesn't switch on switch state change - You need to do a pulse for switching. 0->1 and 1->0.

--- Quote End ---