Altera_ForumHonored Contributor17 years agoPLL question about Cyclone III EP3C16 Hi, all, Currently I am designing a board with Cyclone III FPGA EP3C16. And I want to use the PLL function. When I check the Pin function, there are always two pins for PLL Clock out. One is P...Show More
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Featuresrsu_client failing to write to slot