Forum Discussion

Honored Contributor

17 years ago

PLL question about Cyclone III EP3C16

Hi, all, Currently I am designing a board with Cyclone III FPGA EP3C16. And I want to use the PLL function. When I check the Pin function, there are always two pins for PLL Clock out. One is P...

Altera_Forum

Honored Contributor

17 years ago

http://www.altera.com/literature/dp/cyclone3/ep3c16.pdf

Looks like you can use PLL_CLKOUTp as a single-ended output. Not sure if you can use PLL_CLKOUTn as a user I/O if using PLL_CLKOUTp as a PLL clock output. A simple test build would answer that question.

Another handy document is:

http://www.altera.com/literature/dp/cyclone3/pcg-01003.pdf

Forum Discussion

PLL question about Cyclone III EP3C16

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features

rsu_client failing to write to slot