PLL problem after power on reset

The DPA logic has two elements, phase alignment and but alignment. The phase alignment requires edges to be present in the data stream, the bit alignment needs a calibration pattern that allows to determine the bit position unequivocally. Unless you don't use a protocol like 8B/10B coding with embedded sync pattern, you need to indicate the calibration phase to the receiver by an auxilary channel.