Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorPLL problem after power on reset
Hi, I'm sending data from an arriagx using the lvds block to a stratix fpga, looped through the stratix and back out to the arriagx. There are four lvds blocks involved and each has it's own pl...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- I am sorry but I don't agree with the "guarantee". --- Quote End --- I didn't experience such strange PLL behaviour up to now and also haven't a plausible explanation. But it apparently can happen. In this case, Stratix/Arria dynamic phase allign would be the only way to get a reliable LVDS connection. I prefer it anyway, but of course it implies some software overhead, e. g. to signal a calibration phase.
