Forum Discussion

Honored Contributor

11 years ago

PLL Phase shifting with reconfig controller

Hello, I have successfully integrated Altera_PLL and Altera_PLL_Reconfig IP in my design. I am able to change the phase of the two clocks that I am interested in. Two questions I have - ...

Altera_Forum

Honored Contributor

11 years ago

I posted a scan-chain controller and testbench in this thread;

http://www.alteraforum.com/forum/showthread.php?t=46527

You should be able to answer your own questions by simulating the scan controller for your specific device.

Cheers,

Dave

Forum Discussion

PLL Phase shifting with reconfig controller

Recent Discussions

MAX10 RSU upgrade succeeds, but device boots Factory image instead of Application

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)