Forum Discussion
11 Replies
- Altera_Forum
Honored Contributor
When feeding the clock signal to a general i/o pin, you will be able to use it as a clock inside the FPGA (but I'm not sure it will be using the global clock network). What you won't be able to do is to drive a pll with it to increase it's frequency.