Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Please help me about the Cyclone 3. EP3C10TQ144

EP3C10TQ144

I've never used FPGA.

I have a problem with the use of Cyclone 3.

How to use JTAG.

How DIY JTAG cable that goes from the computer.

Now I have to create your own board.

I do not understand that Q nstatus, CONF_DONE is low at all times.

Program FPGA I have not done it.

But the problem is the AP most of my design wrong I'll try to a JTAG.

And if possible would like to see examples of design

I promise to try to turn to the FPGA.

11 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    yes it should be pulled up, and the "enable INIT_DONE output" option must be selected in the Quartus project.

    nStatus and CONF_DONE should be pulled up too, and if they stay at 0 it means that the FPGA isn't able to configure itself. Read this document (http://www.altera.com/literature/hb/cyc3/cyc3_ciii51016.pdf) for all the recommendations with the configuration signals.