PIPE IF provided in ARRIA GX FPGA

Does the Rate Matcher provided in PIPE IF in Arria GX device add / remove SKP characters in received SKIP Ordered sets simultaneously on all lanes is configured as a x4 link?

or each lane preforms this clock compensation individually....

Regards,

Pavan