Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Pin placement with altera lvds core

I can't figure out how to connect pins up to the altera lvds core. Every time I try the fitter complains it cannot place 1 periphery component due to conflicts with existing constraints. If I delet...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

If you wanted to use one PLL (ALTLVDS_TX instantiates a PLL), you should use the input clk pin that is physically connected to that PLL. You can refer to the datasheet for that.

Same rule applies on output pins when you want to assign PLL clock outputs. I think your problem is that your design violates these rules.