Altera_ForumHonored Contributor13 years agoPCI Express Avalon-ST Valid Data Bytes I am trying to interpret doc: "Stratix V Hard IP for PCI Express User Guide." Specifically, when using a 256 bit Avalon-ST interface, I wish to determine which of the 32 bytes contain valid dat...Show More
Altera_ForumHonored Contributor13 years agoYes. Also be aware that for read/writes of 1 Dword, only the first BE is used.
Recent DiscussionsB32A (1591) Package Mechanical DrawingJTAG Chain Broken on Agilex 7-I Dev KitCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configuration