Altera_ForumHonored Contributor10 years agoPartial reconfiguration Time for a small block Does any one have a handle on how long it might take to partially reconfig a small block in an ARRIA V FPGA. I would like to reconfig some LVDS drivers out of a design. In one revision I wo...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information