Altera_ForumHonored Contributor10 years agoPartial reconfiguration Time for a small block Does any one have a handle on how long it might take to partially reconfig a small block in an ARRIA V FPGA. I would like to reconfig some LVDS drivers out of a design. In one revision I wo...Show More
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.