Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

ns's avatar
ns
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Part query

Hi, Good day to you! Can you please let me know th...
Configuration
NazrulNaim_Intel's avatar
NazrulNaim_Intel
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hello,

Sorry for the delay, below is the information needed for the devices.

10M25SAE144A7G = Active (https://cdrdv2-public.intel.com/666776/m10_overview-683658-666776.pdf)

10M16SAE144A7G = Active (https://cdrdv2-public.intel.com/666776/m10_overview-683658-666776.pdf)

EPC16UC88 = Obsolete

EP3C40F484I7 = Active (https://my.mouser.com/datasheet/2/612/cyc3_ciii51001-1299430.pdf)

Hope that answers your question.

Best regards,

Nazrul Naim

Recent Discussions

  • raulp's avatar
    MAX 10: Can an ASx1 RBF be written directly to internal CFM via on-chip flash Avalon-MM?
    4 hours ago
    raulp
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    7 hours ago
    BrianSune_Froum
  • VBalamurugan29's avatar
    JESD204B RX Link Never Achieves CGS at 12.8 Gbps on S10 ES (1SG280LU3F50E3VGS1, Quartus Pro 17.1)
    10 hours ago
    VBalamurugan29
  • pryngshu's avatar
    Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY
    16 hours ago
    pryngshu
  • Sameer-sahu's avatar
    Error (209014): CONF_DONE pin failed to go high in device 1.
    21 hours ago
    Sameer-sahu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo