Altera_ForumHonored Contributor16 years agoOscillator through 1-to-1 PLL for clock Hello, Our FPGA is supplied by an external oscillator. It's an integrated, stable oscillator (not just a crystal or a RC circuit), at 80 MHz. Is it considered a good engineering practice t...Show More
Altera_ForumHonored Contributor16 years agoCan you suggest when it's a good idea to do the routing of the clock through a PLL?
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVDownload links not workingAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit