Altera_ForumHonored Contributor17 years agoOscillator through 1-to-1 PLL for clock Hello, Our FPGA is supplied by an external oscillator. It's an integrated, stable oscillator (not just a crystal or a RC circuit), at 80 MHz. Is it considered a good engineering practice t...Show More
Altera_ForumHonored Contributor17 years agoCan you suggest when it's a good idea to do the routing of the clock through a PLL?
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices