Altera_ForumHonored Contributor10 years agoon chip termination for LVDS Signals in Arria V GX FPGA How to enable on chip termination of 100 ohms (RD) for LVDS Signals in Arria-V GX FPGA.
Altera_ForumHonored Contributor10 years ago --- Quote Start --- You can do it through Assignment Editor or QSF assignment. You can check the handbook on the right assignment name. --- Quote End --- Thanks will check it.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Cyclone 10 LP's Extended Industrial partsAvalon-ST configuration with Agilex 3 failsAgilex5 A5EB013BB23BE4S BSDLCyclone IV E – PLL Power Track Width Recommendation Clarification