Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorNot operational : clock skew > data delay
I'm currrently doing a project on emulating a CPU functions. i've integrated various blocks of the CPU and during the compilation I received this warning: Warning: Circuit may not operate. De...
Altera_ForumHonored Contributor
Honored Contributorfurthermore, what does this mean by "Specify derived clock settings for all nodes functioning as derived clocks in the design"?
