Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Not operational : clock skew > data delay

I'm currrently doing a project on emulating a CPU functions. i've integrated various blocks of the CPU and during the compilation I received this warning: Warning: Circuit may not operate. De...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Hi,

One possible reason is that your clock is gated. If you have a gated clock you will need to avoid it from the start or else connect it to the global lines.

kaz