Altera_ForumHonored Contributor17 years agonode connection in block design file dear friends i have created block design file in this block design file when i connect bus to several nodes using aliases it gives,error is given below error: node "l0" is missing source erro...Show More
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit