Altera_ForumHonored Contributor17 years agonode connection in block design file dear friends i have created block design file in this block design file when i connect bus to several nodes using aliases it gives,error is given below error: node "l0" is missing source erro...Show More
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10