Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

NIOS II and Cyclone III Remote Update

Have spent several days now searching and reading and think I am nearly there... but not quite. I am using the NIOS II core with SOPC builder. I use Quartus II for the FPGA image. This is a projec...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I modified 0x5 by ((0x1FFFFFFF) >>17) to obtain upper 12 bits of 29-bit watchdog timeout value, ok now it boots on

my application software, but after awhile I go back to the factory software while I disabled the in the app code like in the

code above.