Altera_ForumHonored Contributor10 years agoNeed help with a VIP design like the C5G example Hi Guys, I put together simple LPDDR2+vip_vfr+vip_cpr+vip_itc system based on the C5G example for the StarterKit board. To keep the system simple I removed a number of IPs. Instead of th...Show More
Altera_ForumHonored Contributor10 years agoHere are some screen shots of the configuration. Please make any suggestions. Thanks, S.multiple-attachments.zip51 KB
Recent DiscussionsAgilex 7 Decoupling capacitor scaling factorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAgilex 5 RSU, application image addition failsSolvedMAX10 RSU upgrade succeeds, but device boots Factory image instead of Application