Altera_ForumHonored Contributor15 years agoneed help on VHDL program counterno longer need help thnx:D
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Power-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?
Honored ContributorHonored ContributorHonored Contributor
