Need help about DDR interface with cyclone ii

I want to use ep2c35f484 with 16bit ddr memory, can I implement as: DQ[15:0] DQS[1:0] in one bank and the address, clock and control signals in another bank? the vccio of both of the banks are 2...