Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

NCO reset_n

Quartus II v12.0, Cyclone III, NCO v12.0, Small ROM, no modulation, no dithering, no hopping, 16-bit sine and cosine outputs, 24MHz clock: Nco_ug.pdf says reset_n is an active-low asynchronous re...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I am pretty sure there's a reset synchronizer on the reset_n circuit, so You assert reset asynchronously and it's then sync'ed t the input clock.