Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Multiple instances of VHDL file on one device

Hi everyone I've managed to generate a FIFO using the megafunctions in Quartus. I was wandering if there is an easy way of putting two of these FIFOs onto one device without lots of extra VHDL ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

I haven't put any wires in because i want the outputs of both fifos to appear on the pins of the FPGA.

--- Quote End ---

It doesn't work without explicitely placing all intended pins at the top level schematic and wiring them to the two FIFO instances.