Multicycle question

If I setup an adder with a clk enable and an output latency of 2 clks, is it necessary to specify a multicycle constraint between the clk enable and the adder output?

Thanks.