Monitor wires inside module region ModelSim in gate -level or timing simulation

While doing gate-level simulation, i found an output miss-match in my design. I want to investigate it further but all the wire in module.vo files, that was previously assigned in module.v, was renam...