hi friends im doing a project on MM74HC154 FPGA 4-to-16 line decoder i need some ideas and informations... waiting for your replies shimaz

Moin, --- Quote Start --- im doing a project on MM74HC154 FPGA 4-to-16 line decoder --- Quote End --- Nice chip - not as complex as the Altera FPGAs :rolleyes: --- Quote Start --- i need some ideas and informations... --- Quote End --- Here you are: http://www.lmgtfy.com/?q=mm74hc154 Cheers, WK

@shimaz This looks like an initial course assignment... --- Quote Start --- im doing a project on MM74HC154 FPGA 4-to-16 line decoder --- Quote End --- You can specify this as a schematic, VHDL or Verilog. Here is (one of the many possible) way(s) how you can do this in Verilog... module MM74HC154(a, b, c, d, g1, g2, out); input a, b, c, d, g1, g2; output reg out; integer i; always @(a, b, c, d, g1, g2) if (g1 || g2) out = 16'bzzzzzzzzzzzzzzzz; else for (i = 0; i < 16; i = i + 1) out = ({d, c, b, a} == i) ? 1'b0 : 1'b1; endmodule Have fun learing FPGA design.

thanks friend.. is this coding for verilog or VHDL... your dam good in programming..how can i learn programming... waitng for your repy shimaz

This is Verilog. There are many verilog tutorials on the web (http://lmgtfy.com/?q=verilog+tutorial).

sanmao your helping me a lot..i dont know how to thank you..ill write about you in my preface of the project how about the VHDL codings...

Mm74hc154 Fpga | Altera Community

16 Replies

Altera_Forum
Honored Contributor
16 years ago
im trying to simulate in vhdl since 4th of july 2009..i dnt no why im nt getting the exact output as schematic simulation..im mently failed for this..
Altera_Forum
Honored Contributor
16 years ago
What output do you get now and what do you expect to get?
Altera_Forum
Honored Contributor
16 years ago
im getting a different wave form of vhdl compaire to the wave form of shematic diagram verilog program..why im nt getting the output as same when i do my vhdl programming for mm74hci54 4-16 line decoder....hope you will help me,,

regards

shimaz
Altera_Forum
Honored Contributor
16 years ago
Show us your code and we could help you
Altera_Forum
Honored Contributor
16 years ago
i have send my vhdl coding to ur inbox..check it tel me the wrong where i have done,and hope u vl correct me
Altera_Forum
Honored Contributor
16 years ago
I can't see anything wrong with your code... What does the simulation output look like?

Forum Discussion

Mm74hc154 Fpga

16 Replies

Recent Discussions

JTAG Chain Broken on Agilex 7-I Dev Kit

Agilex 5 Power

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Agilex5 A5EB013BB23BE4S BSDL

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required