Altera_Forum
Honored Contributor
10 years agoMixing 1.8v io and lvds in same bank in arria gx device
HI
I HAVE DESIGNED ONE PCB USING ARRIA GX FPGA WITH PART NO 5AGXBB7D4F40I5. I AM INTERFACING HIGH SPEED ADC TO BANK 4A,4B,4C,4D with ADC PART NO AD9463. THIS ADC HAS LVDS OUPUTS WHICH ARE INTERFACED TO BANK 4A,4B,4C,4D. IT HAS SOME SPI CONTROL SIGNAL WHICH ARE 1.8 V CMOS LEVEL COMPATIBLE AND ALSO INTERFACED TO SAME BANK. FOR BANK 4A,4B,4C,4D I HAVE SHORTED VCCIO TO 1.8V BECAUSE ADC IS 1.8V DEVICE AND I SET VCCPD OF BANK 4A,4B,4C,4D TO 2.5 FOR LVDS SUPPORT. CAN U PLEASE TELL ME IF IT IS ALRIGHT. CAN I MIX 1.8 IO AND LVDS IN SAME BANK 4A,B,C,D BY MAKING VCCIO=1.8 AND VCCPD=2.5 COMMON. WHEN I SIMULATED IN QUARTUS WITH PIN ASSIGNMENT I DID NOT GET ANY ERROR OR WARNING. PLEASE GUIDE ME AS PCB IS UNDER FABRICATION. THANK