Minimum IO clock input

My design requires a clock input of 1MHz that can be locked with a pll. Currently i have a cyclone II fpga but in the pll megafunction i cant input a frequncy of anything lower than 50MHz or divide e...