Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Metastability issue? How to clock in high speed ASYNCH Data

Dear Gurus, I am relatively new to VHDL and hardware so here goes… I have designed a board that receives asynchronous data from a PC via USB @ ~ 12mb/s via an FTDI device (FT2232H). The ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The reverse is also true: wrfull update also be delayed relatively to reads because of the internal synchronization pipeline.