Altera_ForumHonored Contributor16 years agoMemory usage for the RAM port 2 Hi, I had a common question regarding the Megawizard ram port 2 memory usage. The device use was stratix II. When i create the Megawizard, i choose two read/write ports on the first page. ...Show More
Altera_ForumHonored Contributor15 years agothat's right, the RAM width necessitates 5 blocks used instead of 4.
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit