Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Memory Test fails whith 256-MB DDR2

When using the SDRAM DDR2 with 64-bit data bus width, the memtest fails! And the failure occurs only in specific locations (spans of 0x10): --- Quote Start --- ERROR: DDR2 was not filled...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

well I am using both methods and both failed. I just made a custom program to check where the failure is located. Anyway, the data width as I mentioned is 64 bit and the burst length is 4 for the SDRAM controller, I just took the STANDARD design and modified the data bus width to 64. I am using a read master by a SG-DMA (with 3 bit burstcount signal width), and a write master by the Nios II processor data master.