Altera_ForumHonored Contributor10 years agoMeasuring delay from a PLL output to an FPGA pad Hi I have a PLL with two outputs: c0 & c1. The clock c0 feeds logic. The clock c1 goes to an external FPGA pin & feeds an external device. How can I measure delay between that PLL output ...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew