Altera_ForumHonored Contributor16 years agoMaximum Frequency Input on Cyclone 3 device Hi, I have to realise a frequency divisor from 320 MHz to 40 Mhz. I read from datasheet of cyclone 3 that maximum frequency input on clock pin (LVDS in single ended mode) is about 400MHz. Could yo...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts